Senior Power Management Silicon Validation Engineer, Silicon
- linkCopy link
- emailEmail a friend
Google welcomes people with disabilities.
Minimum qualifications:
- Bachelor's degree in a technical field, or equivalent practical experience.
- 8 years of experience developing random stress tests, silicon validation frameworks, or related infrastructure.
- Experience programming in C/C++, and with ARM architecture.
- Experience in IP level power management, Dynamic and Voltage and Frequency Scaling (DVFS), or SoC/CPU/memory power management.
Preferred qualifications:
- Experience executing tests on emulation platforms and/or FPGA, and with board level debug.
- Experience with complex system debug, embedded operating systems, and bare metal programming.
- Experience with JTAG debuggers (e.g., Lauterbach).
- Knowledge of low power design and architecture techniques.
- Knowledge of OS fundamentals.
- Familiarity with Power Management Integrated Circuit (PMIC) and power modeling techniques.
About the job
Google engineers develop the next-generation technologies that change how users connect, explore, and interact with information and one another. As a member of an extraordinarily creative, motivated and talented team, you develop new products that are used by millions of people. We need our engineers to be versatile and passionate to take on new problems as we continue to push technology forward. If you get excited about building new things and working across discipline lines, then our team might be your next career step.
In this role, you will be a part of Google’s Silicon team, working to enable Google’s continuous innovations. You'll be responsible for bare-metal and OS-based validation, including both pre-silicon verification and post-silicon bring-up and validation, ensuring the delivery of high-quality silicon.
Google's mission is to organize the world's information and make it universally accessible and useful. Our team combines the best of Google AI, Software, and Hardware to create radically helpful experiences. We research, design, and develop new technologies and hardware to make computing faster, seamless, and more powerful. We aim to make people's lives better through technology.
Responsibilities
- Plan, develop, and execute tests to validate IP, subsystem, and system level power management.
- Manage power correlation and power management design validation on pre-silicon and post-silicon platforms.
- Interface with Software, Architecture, Design, and DV teams to create and execute test plans.
- Support silicon debug and field failures.
Information collected and processed as part of your Google Careers profile, and any job applications you choose to submit is subject to Google's Applicant and Candidate Privacy Policy.
Google is proud to be an equal opportunity and affirmative action employer. We are committed to building a workforce that is representative of the users we serve, creating a culture of belonging, and providing an equal employment opportunity regardless of race, creed, color, religion, gender, sexual orientation, gender identity/expression, national origin, disability, age, genetic information, veteran status, marital status, pregnancy or related condition (including breastfeeding), expecting or parents-to-be, criminal histories consistent with legal requirements, or any other basis protected by law. See also Google's EEO Policy, Know your rights: workplace discrimination is illegal, Belonging at Google, and How we hire.
If you have a need that requires accommodation, please let us know by completing our Accommodations for Applicants form.
Google is a global company and, in order to facilitate efficient collaboration and communication globally, English proficiency is a requirement for all roles unless stated otherwise in the job posting.
To all recruitment agencies: Google does not accept agency resumes. Please do not forward resumes to our jobs alias, Google employees, or any other organization location. Google is not responsible for any fees related to unsolicited resumes.